The measurement of the relative phase of two sinusoidal electrical signals is a frequently encountered task in heterodyne interferometry, but also occurs in many other applications. Especially in interferometry, multi-radian detectors are often required, which track the temporal evolution of the phase difference and are able to register phase changes that exceed 2π. While a large variety of solutions to this problem is already known, we present an alternative approach, which pre-processes the signals with simple analog circuitry and digitizes two resulting voltages with an analog-todigital converter (ADC), whose sampling frequency can be far below the frequency of the sinusoidal signals. Phase reconstruction is finally carried out by software. The main advantage of this approach is its simplicity, using only few low-cost hardware components and a standard 2-channel ADC with low performance requirements. We present an application on the two-color interferometer of the ASDEX Upgrade tokamak, where the relative phase of 40 MHz sinusoids is measured. a) For authors' list, see U. Stroth et al., Nucl. Fusion 53, 104003 (Year: 2013).
I. INTRODUCTION
In interferometry, the phase of an electromagnetic wave after passing through a refractive medium is measured, often relatively to an external reference, like a second electromagnetic wave which propagates through vacuum or air. This phase measurement can be performed by combining probe and reference beam to generate, depending on phase, constructive of destructive interference. Alternatively, a heterodyne phase detection scheme can be applied, in which the two waves which are brought to interference have slightly different frequency.
Their interference results in a beat signal, whose envelope function is carrying the desired phase information. The beat frequency is determined by the frequency difference ∆ω of the two waves, which can be set to values in the kilohertz to megahertz range to make the signal well accessible for measurement with the available detectors. The heterodyne phase detection concept can be applied to microwaves, throughout the terahertz range, and in the infrared and visible range and is sometimes referred to as "down-mixing" of the involved frequencies.
For the generation of two waves with frequency difference ∆ω, different methods exist. One of them is to use two sources whose relative emission frequency is feedback-controlled, like two laser cavities 1 . Another method is to use only one source, split the beam in two and shift the frequency of one component. Frequency shifting is usually achieved via the Doppler effect and can be implemented e.g. with rotating optical gratings 2 in the terahertz range, or with acousto-optic modulators (AOMs) in the visible and infrared range. On the twocolor interferometer used for plasma density measurement on the ASDEX Upgrade tokamak, whose optical layout we have discussed in ref. [3] , AOMs are used to generate a frequency shift of 40 MHz. Accordingly, the readout electronics of the interferometer has to detect the relative phase of two 40 MHz sinusoids, counting also integer multiples of 2π. There is a large variety of electronic circuits and data acquisition systems which fulfill this task, based on different operating principles. Just to name few of them, there are hard-wired phase counters which use an internal phase-locked loop and account for phase changes by increasing or decreasing the reading of a binary counter 4 . Another approach is to digitize the sinusoidal signal with an ADC whose sampling frequency is exactly 4/3 of the signal frequency, resulting in intentional aliasing, and subsequent phase analysis by digital signal processing 5 . In earlier work 3 , we have shown that digitization of probe and reference signal with a sufficient oversampling factor allows for carrying out the entire phase analysis by software, but requires fast ADCs and much memory if the beat frequency is high. The drawback of most of these methods is that they require either fast ADCs, with sampling frequencies of the order of the beat frequency, or even far above, which can be challenging when the beat frequency is in the upper MHz range, or they require sophisticated electronic circuits which have to be built specifically for the individual application. An example of the latter can be found in our earlier work 6 and some of the references therein. Our recent approach, on the contrary, uses a simple circuit of low-cost components and a standard ADC.
II. ELECTRONIC CIRCUIT
The key component of our phase detector is the integrated gain and phase detector circuit AD8302 7 , which has two inputs ("INPA" and "INPB") for sinusoidal signals, and a phase output ("VPHS") which (ideally) delivers 1.8 V when the input signals are in phase, 0 V when the input signals have a phase shift of 180 degrees, and varies by 10 mV per degree in between. This output voltage will be referred to as U1 in the further discussion. The AD8302 does not show perfectly linear response over the full range from 0 to 180 degrees.
According to figure 26 in the data sheet 7 , at f = 100 MHz good linearity can be expected between about 30 and 150 degrees, while close to 0 o and 180 o , the behavior is clearly nonlinear. We have experimentally characterized the actual response of the AD8302 circuit, as will be discussed below. Obviously, the output of a single AD8302 chip does in general not allow for unambiguous phase detection, as e.g. a voltage increase from 0 to 1.8 V could mean that phase has increased from 180 to 360 degrees, but could also mean that it has decreased from 180 to 0 degrees. Some phase detectors built from a single AD8302 chip have been reported in literature 8 9 . In the second reference, the dynamic range was restricted to the interval from 60 o to 120 o , such that neither the phase ambiguity beyond 180 o , nor the large nonlinearity close to 0 o and 180 o were a concern. For our multi-radian application, the phase ambiguity beyond 180 degrees has been resolved by splitting both sinusoidal input signals and feeding them into a second AD8302 chip, where the phase of one of the signals is shifted by 90 degrees, as illustrated in figure 1 and already briefly summarized in earlier work 10 few years ago. The technique of signal splitting and shifting of one component by 90 degrees is equivalent to the very common method of quadrature phase detection 11 12 13 . The classical approach of quadrature phase detection, however, uses mixers rather than AD8302 chips and therefore delivers output voltages that are proportional to the sine and the cosine of the relative phase of the input signals. Our circuit, on the contrary, delivers output voltages that depend (almost) linearly on the phase shift and do not depend on the amplitude of the input signals. The effort of implementation is clearly reduced by the usage of an AD8302 chip as compared to a mixer, as is discussed in the third section of ref. [9] .
For signal splitting, MiniCircuits PSC-2-1 power splitters are used, and for phase shifting, the MiniCircuits PSCQ-2-50 is used. That way, an output voltage of the second chip is obtained which is (ideally) 0 V if the phase shift is 90 degrees and 1.8 V if it is 270 degrees. This voltage will be referred to as U2. The output of the two AD8302 chips, i.e. U1 and U2, is fed into a 2-channel simultaneous sampling ADC. In our application on the ASDEX Upgrade interferometer, the input frequency is 40 MHz and the ADC sampling rate is 500 kSamples per second. We use a 14-bit ADC with an input voltage range of -10V to +10V, which is more than actually needed for the 0-1.8 V signals, but was a convenient choice, as a multi-purpose ADC could be taken off-the-shelf. The choice of the ADC speed does not depend on the frequency of the sinusoidal input signals. Rather than this, it has to be matched to the time scale on which phase variations of the input signals occur.
III. ANALYSIS ALGORITHM
When analyzing the data recorded by the ADC, it was found that the AD8302 circuits exhibit imperfections. They do not accurately deliver 0 V when the input signals have 180 degrees phase shift, and not exactly 1.8 V when they are in phase. In the latter case, the output voltage was found to be close to 2 V. This has been confirmed by an independent voltage measurement, to ensure it is not an artifact due to an offset or scale error of the ADC.
It is not obvious from the AD8302 data sheet that the VPHS output voltage can exceed 1.8 V. The response of the AD8302 chips was confirmed not to be linear over the full range, i.e. when the phase shift of the input signals increases linearly in time, the output voltage does not linearly increase from its minimum to its maximum value. Whereas good linearity is observed in an interval of about 15 o to 165 o , clear deviation from linearity occurs close to 0 o and 180 o , which is in qualitative agreement with the corresponding figures 26-29 in the data sheet (that do not cover the case f = 40 MHz). To characterize the AD8302 response, we therefore connected two frequency generators to the inputs of the phase detector, whose internal clock oscillators were synchronized and whose output frequency was set to 40 and 40.0005 MHz, respectively, to generate a continuous phase drift. Ideally, the AD8302 should deliver a linear ramp up and down from 0 to 1.8 V and back under these conditions. The actual result for the two outputs (U1 and U2) of the phase counter unit is shown in figure   2 . We built in total four phase counter units from eight AD8302 chips, which were found to show different response, as the second plot panel of figure 2 illustrates (grey dashed lines).
From the data obtained with the two frequency generators, a calibration curve has been derived for each phase detector. The time axis was split equidistantly into 360 segments which correspond to a relative phase of 0, 1, 2, ... degrees. This was repeated for all oscillation periods in the calibration data set. Finally, the average voltages U1 and U2 for each integer angle (in degrees) were calculated, resulting in a calibration curve defined by 360 data points, which we label (U1 i | U2 i ), i ∈ {0, ..., 359}, in the further discussion.
To perform phase measurements, the voltages U1 and U2 are recorded with the ADC. For each point in time, the phase ϕ is then calculated with a computer algorithm, which works as follows: For the measured pair of voltages (U1 | U2), the point i on the calibration curve is determined which is closest, i.e. which minimizes d i = (U1 − U1 i ) 2 + (U2 − U2 i ) 2 . After this, the distance d j to the second-closest point j is calculated, and linear interpolation is performed between the angles corresponding to those two points, using the ratio d i /d j :
This is illustrated in figure 3 . In case of input signal perturbation, which we sometimes encountered as a result of electric cross-talk, the signals might no longer have proper sinusoidal shape, which often leads to data points (U1 | U2) which are far off the calibration curve.
In such cases, an outlier rejection algorithm was found to be helpful, which flags the result as invalid if d i exceeds an empirical threshold. This threshold should be of the order of the maximum distance between two neighboring points on the calibration curve, but must not be less than half of that value.
The approach described so far allows the determination of the phase shift as a fraction of 2π. Many applications require multi-radian phase detectors, which are capable of tracking phase shifts greater than 2π. This has been accomplished by introducing a variable for the integer multiples of 2π in the analysis algorithm which is incremented by one when the reconstructed phase jumps from 360 to 0 degrees, and which is decremented by one when there is a transition from 0 to 360 degrees. This requires the ADC sampling frequency to be chosen large enough to ensure that phase changes in between two samples will be much less than 180 degrees under all experimental conditions, as stated at the end of section II.
IV. RESULTS
The two-color interferometer on the ASDEX Upgrade tokamak sends two laser beams from a helium-neon (λ HeN e = 633nm) and a carbon dioxide (λ CO2 = 10.6µm) laser through a plasma along the same path 3 . The total optical path that the laser beams travel from the AOMs to the detectors is more than 10 meters. Although the interferometer frame rests on an independent support structure on the concrete floor of the experiment hall, the presence of vacuum pumps and other devices with moving parts inside causes a certain level of vibration in the optical setup. The two-color setup measures two phase shifts experienced by two different laser wavelengths, which allows one to compensate for vibrations and to get an unbiased measurement of the line-integrated electron density in the plasma. First, for simplicity, we discuss only results from the HeNe branch of the two-color interferometer. Figure 4 shows the temporal evolution of the phase counter output voltages U1 and U2, as well as the phase evolution reconstructed by the algorithm described in the previous section.
The maximum phase variation in this example is about 8x 2π peak-to-peak, corresponding to an optical path change of about 5 micrometers. varies by only about 4x 2π (not considering the negative-going spike at t=2.3s, which is not caused by vibration, but by a high plasma density event, as will become apparent in the further discussion). Electron density information is recovered from the two phases measured via equation (2) in ref. [3] , which implies that basically the HeNe phase is multiplied by the wavelength ratio and subtracted from the CO 2 phase. With the appropriate pre-factor and sign, this yields the time trace of the line-integrated electron density, which is also shown in figure 5 . The corresponding plasma discharge was shut down by massive gas injection at t=2.3s, which is a common method of rapidly terminating a tokamak plasma. This technique was developed for unstable discharges, where the forced shutdown of the discharge reduces CO 2 branch when large quantities of gas are injected to shut down the discharge, like in the example presented in ref. [3] . The latter is regularly observed when ion cyclotron resonance heating at a frequency of 36.5 MHz is applied on ASDEX Upgrade, which electrically crosstalks into the 40 MHz interferometer signals despite of shielding efforts. The installation of band-pass filters to reject the 36.5 MHz helped to clearly mitigate this problem.
V. SUMMARY
In this article, we have presented a rather simple phase detection circuit, which requires only few commercially available electronic components and an ADC with moderate speed and resolution, allowing for fast implementation at low cost. It is applicable to a wide range of frequencies, with an upper limit of 2.7 GHz set by the capabilities of the AD8302 chip.
The signal splitter and 90 o phase shifter have to be appropriately chosen for the frequency range of interest, with the choice given in section II yielding good results at the 40 MHz beat frequency of the ASDEX Upgrade interferometer. Since the integrated circuits used for phase detection show non-linear response, with the exact characteristic varying from chip to chip, an initial calibration measurement needs to be carried out to obtain a calibration curve for each single phase detector unit. We have used the calibration data set over years and have not observed any noticeable drift in time. An algorithm has been presented which calculates the phase information from the digitized output signals of the phase detector units. In our application, data analysis is performed offline. At the sampling frequency of 500 kSamples per second, however, the algorithm is less than a factor of 3 too slow for real-time application on a standard CPU, where it takes roughly 25 seconds to process the data of a 10-second plasma discharge. By further optimization of the algorithm for speed, e.g. by using lookup tables rather than performing calculations, or implementation on a programmable logic device, real-time capability appears achievable.
Due to the simplicity of the involved hardware, this phase counter could be an interesting option for many applications in and beyond interferometry, and for scientific research applications was well as for academic education purposes. Implementing the hardware part is simple, cheap and straight-forward. With the initial knowledge that phase counter response is non-linear and the recording of a calibration data set is required, also the implementation on the software side can be accomplished with moderate effort. 
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